`timescale 1ns / 1ns

module odd_sel (
    input [31:0] bus,
    input sel,
    output check
);

    wire bus_xor = ^bus;
    assign check = ~(sel ^ bus_xor);

endmodule
